Design of Multichannel Readout System for Spectral Identification of Materials

Cezary Kolacinski, Dariusz Obrebski, Michal Zbiec, and Przemyslaw Zagrajek

Abstract—This paper addresses the work performed on development of the readout circuits for FET-based THz detectors. Ultimately, designed readout system is intended to work within the material identification equipment, which targeted to perform the spectral recognition of samples. At the beginning, the short introduction of the THz detection basics and main applications of the THz spectroscopy are presented. Next, the preceding work on single-channel readout circuit is shortly recalled, with a special emphasis on the last design version featuring selective chopper amplifier. This IC became the basis of the complete readout system addressed in next few sections of this paper. Finally, design of novel integrated circuit is presented, incorporating the multichannel readout circuit dedicated for pixel line.


I. INTRODUCTION

The term terahertz typically refers to the range of electromagnetic spectrum between 300GHz and 3THz. Within this spectral region many molecules exhibit their resonant signatures and absorption peaks [1]. Identification and analysis of these phenomena result in unambiguous identification of many chemical or biological agents. Moreover, THz radiation has the ability to penetrate many non-metallic materials [2] (which are impermeable to visible light, e.g. textile materials). These specific interactions of the waves with the matter open up new applications in many fields of detection and sensing technology.

Nowadays, newly optoelectronic sensors introduce significant improvements in many domains of security, also including the detection of explosive materials [3]. In this context, previously mentioned unambiguous identification of substances using THz waves seems to be the natural path of development [4]. Low energy of THz radiation corresponds well with weak bonds and bending or rotational modes of molecules. Many dangerous materials (RDX, TNT, HMX, etc.) have absorption peaks in this range [3], [4], [5], as it is illustrated in Figure 1.

These spectral features give us possibility to distinguish dangerous substance from the others. The fact, mentioned above, that many textile materials are transparent for THz radiation is also very important from the point of view of security applications. These allow people to think about a stand-off detection and identification of hidden explosives [6]. Unfortunately, commercially available spectrometers are expensive and fragile systems. One of the ways to avoid those obstacles is to use spectrally selective detectors dedicated for a given material. Such a detectors can be arranged as monolithic collection of detecting FET transistors, integrated with on-chip patch antennas tuned to discrete set of frequencies within interesting range, as described in [7]. Another solution of the THz spectrometer features a pixel line composed of elements with the same type broadband antenna, fitted with THz optics providing desired selectivity. Such a pixel line composed of homogeneous elements can be also used for THz imaging applicable for automated scanning of letters or parcels.

The main objective of presented work was to design the complete readout system dedicated for pixel lines of FET-based THz detectors, ready to use in materials identification system based on spectral analysis of samples. The additional aim that authors intended to achieve was to eliminate the need of THz source modulation in identification system mentioned above. Most experimental studies concerning characterization of FETs for THz applications have been performed using the lock-in (phase-sensitive) detection. Such a technique, however, requires modulation of the THz beam and, moreover, a standard lock-in apparatus is usually a heavy (often rack-mounted) single-channel device equipped with a dedicated preamplifier to limit parasitic RC parameters. The readout system described in this work in fact can successfully replace the lock-in equipment while keeping all its advantages.

II. READOUT AMPLIFIER FOR SINGLE NMOS THz DETECTOR

The essential component of the complete readout system being the main subject of this paper is the single-channel integrated readout circuit. The full process of design, simulation and measurement of this IC was presented in details in [8] & [9]. This work recalls only its principles, essential to fully understand operation of the complete multi-channel readout system.
The single-channel readout circuit is based on well-known chopper amplifier concept, its architecture is schematically shown in Figure 2.

![Architecture of designed single-channel readout amplifier with signals illustrated in time and frequency domains [9]](image)

Fig. 2. Architecture of designed single-channel readout amplifier with signals illustrated in time and frequency domains [9]

Low DC voltage signal from detector \((V_{in})\) is modulated and converted to square wave \((V_m)\) of \(f_c = 200\, \text{kHz}\) frequency. Then, next block provides amplification of the fundamental frequency component \(200\, \text{kHz}\) and suppression of the other ones. This results in sine wave \((V_a)\), which is afterward rectified \((V_d)\) and filtered \((V_{out})\). The major advantages of such approach are significant 1/f noise reduction - because only single AC component is amplified, and very good output noise parameters due to bandpass limitation. Both are of the key importance when processing small DC signals.

Modulator and demodulator are just simple switching circuits, composed of four CMOS switches each. Selective AC amplifier is a BP filter, based on \(G_m - C\) architecture, with gyrators simulating appropriate inductance. The LP filter implements the unity-gain Sallen-Key low-pass architecture. More details about each component have been described in [9].

The table below summarizes the most important parameters of the single-channel readout IC.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bandwidth</td>
<td>0...3.875 kHz</td>
</tr>
<tr>
<td>Gain</td>
<td>18.2/38.2/58.2 dB</td>
</tr>
<tr>
<td>Input impedance (at 100 Hz)</td>
<td>270 kΩ</td>
</tr>
<tr>
<td>Input noise density (at 100 Hz)</td>
<td>22 nV√Hz</td>
</tr>
<tr>
<td>Output SNR (with detector connected to input)</td>
<td>57 dB</td>
</tr>
</tbody>
</table>

The input spectral noise density curves shown in Figure 3 illustrate the vast advantage of chopper amplifier architecture utilized in design - significant reduction of 1/f noise component.

### III. READOUT SYSTEM FOR THz SPECTROSCOPY

Upon successful completion of measurement process for the selective, single-channel readout circuit, it was decided to focus on the solution dedicated for a pixel line. Prior to starting the work on its monolithic implementation, the system called demonstrator was constructed as a proof of concept, to check and confirm design assumptions intended for further implementation in silicon. The number of channels supported by demonstrator circuit was limited to eight, what is the typical size of pixel lines designed and manufactured in ITE proprietary silicon process.

#### A. The System Architecture

One of the main issues in process of designing multichannel readout circuit was the right choice of the split point within the circuit signal path - decision on what part of the circuit should be common, and what should be kept individual for each channel. Simple switching of detectors to one, common, single-channel readout circuitry is impractical due to distortion caused by the switching process, dominating the very small signal produced within detecting NMOS. Another reason is relatively high time constant of the connected together high output impedance of the detector (several hundreds of kiloohms) and switch capacitance, resulting in a very low switching frequency obtainable. On the other hand - integration of the full readout paths for several channels in one IC would result in large area cost. To achieve satisfactory circuit parameters while keeping its area cost moderate it was decided to introduce the channel switching (multiplexing) just after the first gain stage succeeding modulator. In this point, the signal amplitude is high enough, and the output impedance of the stage preceding multiplexer is sufficient, to guarantee negligible level of distortions and reasonable switching frequency. Another important question concerns minimization of crosstalk between channels. To address this issue, the clocking signal is generated only for active (chosen) modulator, while all remaining ones are switched off, hence the output products of inactive modulators are only DC. This would dramatically reduce the effects of parasitic capacitive coupling.

Figure 4 presents simplified architecture of designed readout system.
B. System Design Details

Taking under consideration that testing of the eight channel readout circuit would require simultaneous control of several analog and digital signals (e.g. detector bias, offset settings, modulator clocking, channel selection) it was decided to build the demonstrator in extended form of a system consisting of digitally controlled measurement unit, supervised from microcontroller-based control unit. Instead of starting from scratch, eight single-channel readout circuits, described in [9] were used to build the signal path for each particular channel. The modulated signal after traversing the first gain stage is available via auxiliary (testing) output, and then passed through external (PCB level) analog multiplexer. The remaining part of the signal path - demodulator and second gain stage is also build of the single-channel readout IC - the ninth one. The signal from analog multiplexer is passed through its input, with modulator clocking switched off, hence it reaches the gain stage preceding demodulator, without any changes. It is important to notice, that in this solution, the signal path designed inside single-channel readout IC as differential one, had to be converted to single ended, because of using the only one available input for demodulator - normally connected to detecting NMOS. To address the problem of potential DC offset increase, the offset compensation network was added at the output. It consists of differential amplifiers and the analog multiplexer controlled by the channel selection signal. The positive input of each amplifier is connected to the output of demodulator circuit (nineth single channel readout IC), while the negative inputs are driven from 8-channel 10-bits DAC.

From the mechanical point of view, the measurement unit is built inside the shielding enclosure Al-Mg alloy cast and consists of three PCBs, stacked and interconnected with pin headers. The bottom PCB contains two octal, 10-bit digital to analog converters, used for pixel biasing (gate to source voltages) and for offset compensation at the output, respectively. The 12-bit ADC is used for the output signal measurement. The output signal is also available at the buffered analog BNC output. Three converters share common, precise, thermally compensated reference voltage source, however, the reference for ADC is produced with voltage divider to better match the expected signal range. The sensitive signal path is located at the upper PCB with its bottom layer acting as a shield. The signal tracks are separated by grounded ones to minimize the crosstalk. The nine single-channel readout ICs were assembled to the PCB using chip-on-board technology instead of typical ceramic packages, to reduce the occupied area and PCB tracks length and to facilitate putting them inside additional shielding enclosure. The pixel line, assembled on small PCB is placed at the middle of upper board and connected using DIL24-400 socket. This solution enables easy replacement of pixel line, e.g. to use THz detectors tuned to different frequencies. Special attention is paid to the elimination of interferences conducted through supply lines - the power tracks for the small signal analog parts are routed separately, and connected together in one star point, next to the positive and negative voltage regulators at the bottom PCB. The supply for switching part of the readout ICs and clocking signal generator is decoupled using II topology LC filters. The components of clocking signal generator and modulator-to-demodulator phase shifter are located at the bottom side of the lower PCB and shielded with its upper side metal filler. Note, that entire signal path is located at the upper layer of this PCB. To minimize the propagation of interferences coming from power line or another devices, the measurement unit is fitted with battery supply, and also galvanically separated, by means of fast optocouplers, from the line-powered system controller. The battery charger circuitry is located at the lower PCB, the supply unit is controlled by miniature relay from the system controller.

The interesting functionality of the measurement unit is related to its auxiliary output intended for oscilloscope triggering. It can be driven with the modulation frequency or the channel switching signal to facilitate the measurements performed on direct, analog output of the readout circuitry.

C. System Controller

The role of system controller is to supervise the operation of measurement unit, to set the analog outputs of its DACs and to gather and present actual output data. This block is based on an ATMega 32 microcontroller (Atmel 8-bit AVR RSIC family), equipped with two lines character LCD and local keypad.

The embedded program supports following operations:
- Definition of new pixel line. The newly defined lines are automatically marked with subsequent numbers. This menu item allows to define gate-to-source voltages for all pixels within the line and to store such a set of values in nonvolatile memory.
- Modification of pixel line - used to adjust or rewrite settings of already defined line.
- Reading the line definition from memory - allows to use one of already defined pixel lines.
Definition of offset values - intended to compensate the output offsets of each particular readout channel.

Choosing the pixel selection (scanning) mode: manual or automated. In manual scanning mode, the index of active pixel is set from local keypad.

Frequency setting for automated pixel selection (scanning) mode. User can chose one of 5 predefined scanning frequencies.

Triggering output mode. Within this menu item user can activate the auxiliary output of measurement unit and drive it with modulation or channel switching frequency. Useful for analog measurements on direct output.

Activation of display and keypad backlight. Intended for measurements in dark room.

The system controller is also designed to play the role of interface between PC running application developed for use with NI LabVIEW™ and measurement unit. For this kind of operation it is fitted with USB transceiver. It is worth to mention that serial link intended for communication with measurement unit is also utilized to upgrade the embedded software of system controller without the need of its disassembly.

IV. READOUT SYSTEM FOR THz SPECTROSCOPY - MEASUREMENTS

The initial, functional tests of proposed measurement system were performed using replacement source of variable, small DC signal, based on two thermocouples, as described in [8]. The inputs for subsequent pixels were connected to the source by voltage dividers with 1, 1/2, 1/3, 1/4, 1, 1/2 ,1/3 and 1/4 ratios, to simulate staircase stimuli signals from the pixel line. Having obtained the positive test results, the next measurement was performed at the Institute of Optoelectronics of Military University of Technology in Warsaw. The test environment is shown in Figure 5.

Measurement was carried out with detecting line made of 8 single pixels of the same type. Figure 6 presents results obtained in automated pixel scanning mode (frequency set to 10 Hz), with THz beam (340 GHz) centered in-between the fourth and fifth pixels. The upper waveform shows the output signals from subsequent pixels (detectors), denoted by numbers above the trace. In this way the power distribution within THz beam, in vertical direction is illustrated. The lower waveform in the figure is signal from triggering output of the measurement unit, 5 times wider pulse indicates the first pixel.

V. DEDICATED IC FOR DESIGNED READOUT SYSTEM

The system presented and described in section III contains in its signal path nine previously fabricated single-channel chips and several of-the-shelf components, like operational amplifiers, octal multiplexers and passives. The aim of designing the multi-channel readout IC was to encapsulate all these components into a single monolithic structure, to minimize the system. The split point of the signal path - place where multiplexer is inserted - is the same as in described demonstrator circuit. The schematic view of the IC structure is shown in Figure 7.

In the system presented in section III each gain stage was based on the same bandpass $G_m - C$ structure. In discussed IC the variable selective amplifier (see Figure 7) implements the second-order Sallen Key Multiple Feedback Topology. Main advantage of this architecture is the ability to change the gain without an impact on the other important circuit parameters like bandwidth and quality factor. This can be achieved by switching the resistor network connected to the operational amplifier. Designed selective amplifier is characterized by gain equal to 20/40dB, central frequency 200kHz, 3dB-bandwidth 22.8kHz and quality factor 8.8. Another significant improvement in respect to the demonstrator presented in III is related to offset compensation. Unlike in single-channel IC and demonstrator system, each channel is fitted with differential input pair. One, positive input of each channel is connected to detecting NMOS, while the second one can be driven by offset compensation network. This feature is intended for implementation of the autocalibration procedure: first, both inputs of each particular channel are shorted together and output voltage is measured to determine the offset value,
then proper compensation voltage is applied at negative input of each channel. Procedure can be repeated for better accuracy.

Other blocks presented in Figure 7 are similar to corresponding components used in the previously designed chip (see section II).

Transient simulation results are presented in Figure 8.

Readout circuit was connected, at the testbench level, to the eight different voltage sources simulating THz detectors output signals. Their amplitudes were arranged in descending order - for better results visualization. The channel switching process was performed with 0.3ms period. There are three traces shown in Figure 8: one is the DC output signal and the remaining two are complementary sine waves before the demodulator block (see Figure 7). The indices of detectors are placed under the waveform. Noticeable delay at the circuit output is the result of significant time constant of the output LP filter.

Designed IC was fabricated in AMS C35 process, layout is presented in Figure 9 (4 X 2.5 [mm]). The preamplifier for each particular pixel are marked with numbers from 1 to 8, number 9 corresponds to the output amplifier. More details about the structure of each block were shown in Figure 7. Like in previously designed chips ([8], [9]) all structures are isolated from external radiation by grounded metal 4 layer.

VI. DEDICATED IC FOR DESIGNED READOUT SYSTEM - MEASUREMENTS

A. Test Setup

The test setup for monolithic, multi-channel readout circuit was developed with totally different design aims than demonstrator, coming from different applications of mentioned systems. Having in mind that full characterization of the circuit requires the noise parameters and crosstalk measurements to be performed, special attention was paid to minimize the reception of external interferences, as well as to limit the noisy digital part of the test setup to clocking signal generators only.

The test setup, illustrated in Figure 10, is fully shielded in a metal enclosure, with battery power supply located inside. Typical design practices like supply line separation, careful decoupling and current flow directing in metal fill layers were applied to minimize parasitic coupling and interferences propagation. For crosstalk, and dynamic (switching characteristic) measurements, the four of eight signal input pairs are available at the front panel. The special circuit block is added to enable
experiments with input and output offset compensation. It is based on small, signal relays, which are used to disconnect the positive input of each channel from respective detector and to short it to the negative one. In this condition the output voltage can be measured for each channel to determine the setting of compensation network (negative input of the amplifier). The offset compensation process should be performed in iterative way. The IC under test is assembled in LCC44 package.

B. Measurements Results

The test setup described above has been used to perform the characterization of developed IC. The internal signals of the IC, available via test outputs (see Figure 7 for reference) are presented in Figure 11. The measurements are in perfect matching with theory and simulations.

![Fig. 11. Internal signals from multi-channel IC: 1 - after multiplexer; 2 - after 2nd gain stage; 3 - after demodulator; 4 - after LP filter](image)

The exemplary transfer characteristics for one channel of the readout circuit are shown in Figure 12. During measurement process it has been proved that the transfer curves for all the eight channels are almost identical - each of them is characterized by bandwidth approximately equal to 3.7kHz.

![Fig. 12. Transfer curve for channel #0, depending on the vs control signal](image)

In general, there are two different mechanisms that enable the gain control of the particular channel. First of all the gain value be switched (60/80 [dB]) by means of the vs control signal - this feature has been presented in Figure 12. Changing the vs affects the structure of the output amplifier resistors ladder, which results in the gain modification for a given channel.

The second possibility to influence the channel gain is to manipulate the chopping frequency. It refers to the signals controlling the modulator and demodulator circuits (MOD1...MOD8 and DEM presented in Figure 7). In a typical application all of these signals are accurately identical pulse waves: with frequency equal to 209kHz, duty cycle 0.5 and no phase shift between modulator and demodulator. By increasing the frequency of MOD/DEM, we virtually change the frequency of the processed AC signal (after internal modulation). Because the transfer characteristics of selective amplifiers placed in the signal path are constant (and centered to the maximum gain at 209kHz), this operation results in gain decrease for the particular channel. The characteristics shown previously in Figure 12 were taken for \( f_{chop} = 209\text{kHz} \), resulting in maximum gain. The relation between chopping frequency and the gain is illustrated in Figure 13 - the center frequency (max gain) is marked as \( f_c \).

The small mismatch between the values \( f_{chop} = 209\text{kHz} \) and \( f_{chop} = 200\text{kHz} \) (mentioned in II and V) is related to the technology process dispersions.

![Fig. 13. Relation between \( f_{chop} \) and the circuit gain](image)

It has to be noticed that increasing the chopping frequency also affects the phase shift between the signals at modulator output and demodulator input (see Figure 7). Because of the principle of operation of demodulator circuit (rectifying the sinusoidal signal, described in [9]), this shift must be compensated by the identical difference in control signal phases for these two circuits.

Figure 14 shows the required phase shift between modulator and demodulator control signals as a function of increasing frequency.

![Fig. 14. Required phase shift between modulator and demodulator control signals when manipulating the chopping frequency](image)

Figure 15 presents the input noise density curve, taken for three different configurations: with both differential inputs shorted to the ground and with the 100k\(\Omega/200k\Omega \) resistors.
connected between them. Presented results once again proves the main advantage of the chopper amplifier architecture - significant reduction of the 1/f noise component. It is also worth to notice that the noise level equivalent to the thermal noises of applied precise resistors are consistent with theoretical equation \( \bar{u}^2 = 4k_BTR\Delta f \).

**VII. TEST SETUP FOR MULTI-CHANNEL READOUT IC**

Another measurement setup was constructed to test the operation of developed multi-channel IC in its target application, i.e. placed into THz optical lane, with THz detector pixel-line at the input. It has a form of a complete device, controlled remotely from the dedicated measurement program running under NI LabVIEW\textsuperscript{TM}. In similar way, as in demonstrator system described in III, developed device supports removable pixel line, but in this case, the analog front-end electronics is fully integrated in a single chip. To provide digital control over the readout IC it was necessary to fit it with data converters - the octal one for input offset compensation, and single-channel one performing the same task for the output amplifier. Another octal DAC is used for biasing each particular pixel of the detecting line, the precise ADC is connected to the circuit output. The data converters, their reference voltage sources, the offset cancellation network based on small signal relays (similar to one described in section above) are located on upper PCB of the system, while the lower one is occupied by the digital part of the system - ATMega128 MCU, some portion of glue logic and optocouplers fully separating this part from the analog one. The third, smallest PCB contains the components of the USB interface used for communication with the PC. To minimize the influence of power-line-conducted interferences, the test setup is supplied from rechargeable batteries located inside its enclosure. The precise voltage regulators (separate for analog and digital part) and switch-mode battery charger are located at the lower PCB. At the time of writing this paper this measurement system is being set running - the parts of measurement program are debugged and tested.

Described above test setup is still under development, the current state of work is presented in Figure 16.

**VIII. CONCLUSIONS**

The concept of the multi-channel readout circuit supporting FET-based THz detector pixel line was successfully implemented by the authors in the form of standalone measurement system. Afterwards, the integrated circuit containing the analog front-end electronics handling the 8-element pixel line was designed, manufactured and tested. The results of its measurements are in a good accordance with simulation results, confirming the correctness of design assumptions. Designed IC is intended to be a part of the THzOnline project demonstrator - device targeted for material identification by THz spectroscopy. This device is being developed and supposed to contain - apart from electrical parts - several mechanical components, like sample feeder.

Table II presents comparison between the main parameters of designed system (for selected channel) and other solutions concerning readout circuits for THz imaging systems.

**ACKNOWLEDGMENT**

This work was partially supported by the National Centre of Research and Development (NCBiR) with project THzOnLine PBS1/A9/11/2012.

**REFERENCES**

TABLE II
SINGLE CHANNEL MAIN PARAMETERS COMPARISON

<table>
<thead>
<tr>
<th></th>
<th>[10]</th>
<th>[11]</th>
<th>[12]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bandwidth</td>
<td>0-30kHz</td>
<td>not mentioned</td>
<td>0.3kHz-330kHz</td>
<td>0-3.7kHz</td>
</tr>
<tr>
<td>Gain</td>
<td>60dB</td>
<td>53dB</td>
<td>40dB</td>
<td>60/80dB</td>
</tr>
<tr>
<td>Input noise density</td>
<td>$4.5 \text{nV/}\sqrt{\text{Hz}}$ (at 1kHz)</td>
<td>$1.0 \text{nV/}\sqrt{\text{Hz}}$ (at 1Hz)</td>
<td>$40 \text{nV/}\sqrt{\text{Hz}}$ (at 1kHz)</td>
<td>$11.6 \text{nV/}\sqrt{\text{Hz}}$ (at 10Hz)</td>
</tr>
</tbody>
</table>


Cezary Kołaciński was born in 1988. He studied microelectronics at Warsaw University of Technology (at The Faculty of Electronics and Information Technology) and obtained his M.Sc. degree in 2013. After graduation, he joined the IC & Systems Design Department at Institute of Electron Technology as IC Design Engineer. His main field of interest focuses on microelectronics and design of integrated circuits, with particular emphasis on analog electrical and layout design.

Dariusz Obrebski was born in 1975. He studied electronics at Warsaw University of Technology (at The Faculty of Electronics and Information Technology) and obtained his B.Sc. and M.Sc. degrees in 1998 and 1999 respectively. In 1999 he joined the Institute of Electron Technology, the ICs and Systems design Department. His areas of interest is design of integrated circuits with special emphasis on digital circuits.

Michał Zbieć was born in 1988. He studied microelectronics at Warsaw University of Technology (at The Faculty of Electronics and Information Technology) and obtained his M.Sc. degree in 2013. After graduation, he joined the IC & Systems Design Department at Institute of Electron Technology as IC Design Engineer. His area of interests are system design and measurements automation.

Przemysław Zagrajek was born in 1979. He studied physics at Warsaw University of Technology (at The Faculty of Applied Physics and Mathematics) and obtained his M.Sc. degree in 2004. He received the Ph.D. degree in 2012 (at Institute of Physics, Polish Academy of Sciences). His areas of interest are spintronics and physics of nanodevices. He joined the Laboratory of Terahertz Techniques in Institute of Optoelectronics, Military University of Technology, and he is currently assistant professor in this Laboratory.